

1 Publication number:

0 341 929 A2

(12)

## EUROPEAN PATENT APPLICATION

(1) Application number: 89304573.2

(1) Int. Cl.4: B41J 3/04

② Date of filing: 05.05.89

Priority: 13.05.88 GB 8811458 30.12.88 GB 8830397

- Date of publication of application:
  15.11.89 Bulletin 89/46
- Designated Contracting States:
  AT CH DE ES FR GB GR IT LI NL SE
- Applicant: AM INTERNATIONAL INCORPORATED
   333 West Wacker Drive Suite 900 Chicago Illinois 60606-1265(US)
- (7) Inventor: Bartky, Waiter Scott 5445 N. Sheridan Road Chicago, Illinois 60640(US)
- Representative: Coleman, Stanley et al MATHYS & SQUIRE 10 Fleet Street London EC4Y 1AY(GB)

Multiplexer circuit

 A multiplexer circuit for effecting in successive phases of operation thereof actuation of selected devices of respective groups of devices of a series of capacitance actuated devices has a series of parallel electrical paths to which the respective devices are connected. A signal generator is connected across said paths and two capacitors of each device are connected between the path of the associated device and the respective paths on opposite sides of the path of the associated device. First and second switching means are disposed in each path and are closed by respective logic signals applied thereto so that when the first and second switching means of one path are respectively closed and open and the rirst and second switching means of each of the Apaths on respective opposite sides of that one path are respectively open and closed, charging of the capacitors connected to that one path takes place and when thereafter the first and second switching means of that one path are respectively open and closed discharge of the capacitors connected to that mone path takes place.




FIG.2

<u>d</u>

Xerox Copy Centre

vicas

The invention further consists in a multi-channel array, electrically pulsed droplet deposition apparatus for depositing liquid droplets upon a surface, comprising a droplet deposition head formed from electrically active material, a multiplicity of channels for liquid formed in said head and arranged in a plurality of groups, nozzleś communicating with the respective channels, longitudinal side walls each serving to divide one channel from the next and electrically actuable means for effecting transverse displacement in opposite senses of said longitudinal side-walls of each channel, said electrically actuable means comprising electrodes in each channel on respective facing surfaces of the longitudinal channel side-walls, conductive means connecting the electrodes in each channel, said electrodes forming a series of capacitors each consisting of one of said longitudinal channel side walls and the electrodes on opposite sides thereof and a multiplexer circuit for effecting in successive phases of operation actuation of said longitudinal walls of selected channels in the respective channel groups, said circuit comprising a series of parallel electrical paths, said capacitors being connected respectively between successive paths of said electrical paths, a signal generator connected across said parallel electrical paths, first and second switching means disposed in each of said paths, and logic signal applying means for effecting conduction of said first and second switching means, so that when the first and second switching means of one path are respectively closed and open and the first and second switching means of each of the paths on opposite sides of said one path are respectively open and closed charging of the capacitors connected to said one path takes place and when thereafter the first and second switching means of said one path are respectively open and closed discharge of said capacitors takes place.

With a pulsed droplet deposition apparatus according to the invention, cross-talk due to channel wall compliance, i.e. the effect in an actuated channel of pressures existing in neighbouring channels, can, according to an important feature of the invention, be compensated for electrically. To achieve such compensation, the logic signal applying means are adapted to apply signals to the first and second switching means in each of said parallel paths to which the capacitors of selected channels are connected to enable charging of the capacitors of each selected channel for a period to provide a voltage level thereon dependent upon the selected or non-selected status of adjacent channels of the group containing the selected channels.

Suitably, the signal generator is adapted during charging of said capacitors to apply a signal to the

capacitors of the selected channels which is of relatively slowly increasing voltage and the logic signal applying means are adapted to effect disconnection of the signal generator from the capacitors of said selected channels when a predetermined charge voltage is reached and after an interval to actuate the switching means to effect rapid discharge of the charged capacitors whereby during charging of the capacitors of the selected channels the longitudinal side walls of the said channel are displaced outwardly relatively slowly and during discharge of the capacitors the channel walls are rapidly returned.

The invention will now be described, by way of example, with reference to the accompanying diagrammatic drawings of which:

FIGURE 1 illustrates a cross-section of an ink jet printhead having shear mode wall actuators as described in co-pending European Patent Application No. 88300146.3;

FIGURE 2 illustrates one form of multiplexer circuit as connected to the shear mode actuators of the printhead illustrated in Figure 1:

FIGURE 3 illustrates a further form of multiplexer circuit for use with the shear mode actuators of Figure 1; and

FIGURE 4 illustrates a suitable waveform for operation of the ink jet printhead of Figure 1 employing the circuit of either Figure 2 or Figure 3.

In the drawings like parts are accorded the same reference numerals.

Figure 1 illustrates a module part 10 of an ink jet printhead 12 in which a multiplicity of closely spaced drop-on-demand ink drop ejectors are disposed side by side in an array. The ejectors consist of extended parallel channels 20-28 filled with ink and separated by piezo-electric shear mode wall actuators 30-39, such as are disclosed in copending European Patent Application No. 88300146.3 the contents of which are herein incorporated by reference:

The ink channels 20-28 have electrodes 40-48 coating the walls of each channel, which provide actuating electrodes for the wall actuators and which, together with the wall actuators effectively form capacitors 50 to 58. The electrodes are connected via tracks 70-78 to terminals 60-68 of a silicon chip integrated circuit hereinafter referred to.

As explained in the co-pending European Patent Application referred to, the ink ejectors are divided separately into two groups of odd and even numbered channels and selected channels in the odd and even numbered groups are actuated in alternating cycles. In a typical cycle, operation is performed by holding the electrodes of one group (e.g. the even numbered channels) at earth potential and applying a voltage waveform to those chan-

charge voltage. After the period  $r_2$  the signal voltage proceeds to zero to enable reconnection of the signal generator to the capacitors for the next phase of operation. Before that commences a rapid discharge of the capacitors, as hereinafter described, is effected.

In the period ru, the wall actuator electrodes of selected channels of say the odd numbered channels 21 to 27 are energised to cause the wall actuators to deform outwards from the channels into a chevron or cantilever form as described in the co-pending European patent application referred to due to the charge voltage and the direction of polarisation of the wall actuators. The rate of rise of voltage is however gradual so that the magnitude of the acoustic waves formed in the ink channels only mildly disturbs the ink menisci in the ejection nozzles of the channels and is not sufficient to eject drops of ink from the nozzles of the even numbered channels adjacent the activated even numbered channels. The charge period reexceeds the time of travel of acoustic waves in the activated channels so that r1>L/C where L is the channel length and C is the acoustic wave velocity in the channels.

In the hold period r2 further ink is drawn into the activated odd numbered channels by the action of the acoustic waves and this causes the channel wall actuators to relax outwardly as the ink quantity in the channels increases. After the hold period, typically also L/C, the pressure of ink in the selected channels is a maximum and the capacitors of those channels are then rapidly discharged to cause rapid inward movement of the channel actuator walls which generates pressure waves in the selected channels causing ejection of an ink drop from the nozzles of those channels. After replenishment of ink in the channels from which ink drop ejection has taken place, the next phase of operation is effected on selected even numbered channels by a further signal phase of the signal gener-

The detailed operation of the drive circuit components of Figure 2 will now be described. In the quiescent state of the circuit the devices 143 to 147 and the devices 153 to 157 are held in a conducting condition by an internally generated logic signal applied to the gate electrodes thereof, whilst devices 123 to 127 are in a non-conducting condition. Assuming now that channel 25 is one of the group of odd numbered channels to be selected for activation, at the commencement of the period  $\tau_1$  of the signal from the signal generator which is initiated by a pulse on line 181, the field effect device 125 is rendered conductive by a logic signal from register 175 applied to its gate and the signal at the gate electrodes of devices 145 and 155 is removed so rendering those devices nonconducting. The capacitors 54 and 55 therefore, relatively slowly, charge to a predetermined voltage during the period r1, by way of, in the case of capacitor 54, the field effect devices 125 and 154, and, in the case of capacitor 55, by way of field effect devices 125 and 156, the predetermined voltage being determined by the signal from the ROM stored in register 175. The actuator walls of channel 25 accordingly move outwards allowing flow of ink into that channel and, because of the slow rate of charge, no ink drops are expelled from the adjoining channels.

Ouring the hold period  $r_2$ , the logic signals to the field effect devices 125 are removed so disconnecting the actuators from the drive circuit signal.

Firing, that is to say discharge of the capacitor 54 and 55 is effected by applying a signal from the register 175 after a predetermined count of pulses on line 180 to the gate electrodes of the field effect devices 145 and 155 rendering bipolar transistor 135 conducting. This establishes a discharge for capacitor 54 by way of transistor 135 and diode 164 and for capacitor 55 by way of transistor 135 and diode 166. Although during discharge both field effect devices 145 and 155 are conducting, because of the relative resistances of bi-polar transistor 135 and field effect device 155 most of the discharge current flows through transistor 135.

It will be noted that the discharge currents of capacitors 54 and 55 flow through transistor 135 and divide equally between diodes 164 and 166 and these relatively high discharge currents flow respectively in clockwise and anti-clockwise paths so that the electromagnetic effects thereof effectively cancel out thus minimising radio frequency interference. The heating effect of current in the circuit 101 is largely confined to the capacitor discharge currents and therefore to the turn on time of the bi-polar transistors which lasts, typically 30 n. seconds. Also, typically, discharge of capacitors 54 and 55 takes place in 2µ seconds causing currents typically of the order of 100mA and resulting in rapid return of the actuator walls of channel 25 to their relaxed positions thereby developing ink drop ejection pressure in channel 25. Similar discharges firing all the odd numbered channels actuated in the same phase of the operation takes place at the same time as the discharges of capacitors 54 and 55. In the next cycle of operation. the same wave form is applied to the electrodes of the walls of the even numbered channels selected for actuation.

Figure 3 shows a fragment of an alternative design of two phase multiplexer circuit to that of Figure 2 and which is of C-Mos design. It will be seen that in the parallel paths 114,115,116, the diodes now shunt respective field effect transistors

other groups. In the highest density of channels likely to be achievable it is envisaged that wall compliance will be such as to require cross-talk to be limited by both grouping of channels and compensation of the charging voltages of the channel capacitors in dependence upon the print status of adjoining chanels.

11

## Claims

- 1. A multiplexer circuit for effecting in successive phases of operation thereof actuation of selected devices of respective groups of devices of a series of capacitance actuated devices, characterised in that said circuit comprises a series of parallel connected electrical paths to which the respective devices are adapted to be connected, said paths being adapted for connection in parallel with a signal generator, with two capacitors of each device connected between the path of the associated device and the respective paths on opposite sides of said path of said associated device and first and second switching means disposed in each path and adapted to be closed by respective logic signals applied thereto so that when the first and second switching means of one path are respectively closed and open and the first and second switching means of each of the paths on respective opposite sides of said one path are respectively open and closed, charging of the capacitors connected to said one path takes place and when thereafter the first and second switching means of said one path are respectively open and closed discharge of the capacitors connected to said one
- A multiplexer circuit as claimed in Claim 1, characterised in that said devices of said series of devices are arranged in two groups of interleaved devices.
- A multiplexer circuit as claimed in Claim 2, characterised in that said devices of a first of said groups alternate in said series with respective devices of a second of said groups.
- 4. A circuit as claimed in any preceding claim, characterised in that a diode device is connected across the second switching means of each path and provides a conductive path for discharging capacitors connected between the path in which said diode is connected and the paths on respective opposite sides thereof.
- 5. A circuit as claimed in any preceding claim, characterised in that the first and second switching means are provided on a silicon chip integrated circuit, said switching means comprising transistor switches.

- A circuit as claimed in Claim 5, characterised in that the transistor switches comprise field effect transistors.
- 7. A circuit as claimed in any preceding claim, characterised in that the second switching means of each path comprises first and second switching components of which the first switching component provides a by-pass path in parallel with the second switching component during charging of the capacitors connected between the path containing said second switching means and the paths on opposite sides thereof by way of the first switching means of said paths on opposite sides of the path containing said second switching means, whilst the second switching component provides a conductive path for discharging the capacitors connected to the path containing said second switching component after charging thereof by way of the first switching means contained in the same path as said second switching component.
- 8. A circuit as claimed in Claim 7, characterised in that the first and second switching means are provided on a silicon chip integrated circuit, the first switching means comprising a field effect transistor and the first and second switching components of the second switching means comprising respectively a field effect transistor and a field effect transistor controlling conduction of a bipolar transistor.
- 9. A circuit as claimed in any preceding claim, characterised in that in each phase of operation the capacitors connected to devices selected for actuation are charged in an initial part of a voltage waveform supplied from the signal generator after which the signal generator is disconnected from the circuit for a further interval of said waveform prior to discharge of the charged capacitors.
- 10. A circuit as claimed in any preceding claim, characterised in that the signal generator and the parallel electrical paths and the first and second switching means thereof are formed in a silicon chip integrated circuit.
- 11. A circuit as claimed in any one of Claims 1 to 10, characterised in that logic signal applying means are provided to effect switching into and out of conduction of the first and second switching means.
- 12. A circuit as claimed in Claim 11, characterised in that the logic signal applying means are adapted to apply signals to the first and second switching means to enable charging of the capacitors of each of the devices selected for actuation for a period dependent upon the actuated or non-actuated status of devices adjacent each of said selected devices.
- 13. A multi-channel array, electrically pulsed droplet deposition apparatus for depositing liquid droplets upon a surface, comprising a droplet de-

55




FIG.1





FIG. 4



F10.2






FIG.3